@article{EMP1,
title = { Output-sensitive Information flow analysis },
author = {Ene, Cristian and Mounier, Laurent and Potet, Marie-Laure},
month = {Feb},
year = {2021},
journal = {{Logical Methods in Computer Science}},
volume = {{Volume 17, Issue 1}},
team = {PACSS, axe_Pacs},
}
Home > Verimag > Publications
bibtex
Browsing
News
- Conferences
- November 24-28 2025 Synchron 2025
Seminars
- Seminars
- 13 November 2025 Yann Herklotz: Towards scalable verification and efficient hardware generation using verified (…)
- 21 November 2025 Oussama Oulkaid: Formal models of integrated circuits for transistor level electrical verification (Phd)
- 25 November 2025 Véronique Cortier: Electronic voting: design, attack, and formal verification
- 1 December 2025 Sylvain Boulme: Introduction à la programmation orientée objet en crystal
- 4 December 2025 Jannik Laval: A venir (thème cybersécu)
- 11 December 2025 Thaïs Baudon: A venir (thème: compilation optimisant les représentations mémoire)
New publications
- Some Recent Publications
- Florence Maraninchi: Revisiting "Good" Software Design Principles To Shape Undone Computer Science Topics
- Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin: Specification and model-checking of space systems in the TASTE toolset
- Marius Bozga, Radu Iosif, Arnaud Sangnier, Neven Villani: Counting Abstraction and Decidability for the Verification of Structured Parameterized Networks
- Thomas Vigouroux, Marius Bozga, Cristian Ene, Laurent Mounier: Function Synthesis for Maximizing Model Counting
Jobs and internships
- Jobs and internships
- [Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
- [Master] Decision Procedure for Equivalence Relations
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences