Accueil > Verimag > Publications

bibtex

@article{Sta08,
    title = { Formal Analysis Tools for the Synchronous Aspect Language Larissa },
    author = {Stauch, David},
    year = {2008},
    journal = {EURASIP Journal on Embedded Systems},
    pages = {18},
    team = {SYNC},
}

Nouvelles publications

Quelques Publications Récentes
- Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian: A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
- Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna: Model checking of distributed algorithms using synchronous programs
- Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet: Formally Verified Hardening of C Programs against Hardware Fault Injection
- Thomas Vigouroux, Marius Bozga, Cristian Ene, Laurent Mounier: Function Synthesis for Maximizing Model Counting

Contact | Plan du site | Site réalisé avec SPIP 4.4.5 + AHUNTSIC [CC License]

info visites 4966208

UGA

CNRS

INP Grenoble